



HITACHI

Hitachi Displays, Ltd.

Date : Oct. 31, 2003

TECHNICAL DATA

TX80D12VC0CAB

CONTENTS

No.	Item	Sheet No.	Page
-	COVER	3284STD - 2179 - 1	1-1/1
-	RECORD OF REVISION	3284STD - 2179 - 1	2-1/1
-	DESCRIPTION	3284STD - 2179 - 1	3-1/1
1	ABSOLUTE MAXIMUM RATINGS	3284STD - 2179 - 1	4-1/1
2	OPTICAL CHARACTERISTICS	3284STD - 2179 - 1	5-1/2 - 2/2
3	ELECTRICAL CHARACTERISTICS	3284STD - 2179 - 1	6-1/1
4	BLOCK DIAGRAM	3284STD - 2179 - 1	7-1/1
5	INTERFACE PIN CONNECTION	3284STD - 2179 - 1	8-1/5 - 5/5
6	INTERFACE TIMING	3284STD - 2179 - 1	9-1/3-3/3
7	DIMENSIONAL OUTLINE	3284STD - 2179 - 1	10-1/2-2/2

DESCRIPTION

The following specifications are applied to the following Super-TFT module.

Note : Inverter for back light unit is not built in this module.

Product Name : TX80D12VC0CAB

General Specifications

Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	3-1/1
------------------------	------	-------------	--------------	--------------------	------	-------

1. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	Min.	Max.	Unit	Note

Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	5-1/2
------------------------	------	-------------	--------------	--------------------	------	-------

Note 1) Definition of Viewing Angle

Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	5-2/2
------------------------	------	-------------	--------------	--------------------	------	-------

ITEM	SYMBOL	Min.	Typ.	Max.	Unit	Note
Power Supply Voltage						

4. BLOCK DIAGRAM

(1) Super-TFT Module



(2) Back light unit

5. INTERFACE PIN ASSIGNMENT

5.1 TFT-LCD MODULE

CN1 : JAE FI-SEB20P-HF13

(Matching connector : JAE FI-SE20M or equivalent)

Pin No.	Symbol	Description	Note
1	VDD	Power Supply (typ.+12V)	1)
2	VDD		
3	VSS	GND (0V)	2)
4	VSS		
5	Rx0-	Pixel Data	3)
6	Rx0+		
7	VSS	GND (0V)	2)
8	Rx1-	Pixel Data	3)
9	Rx1+		
10	VSS	GND (0V)	2)
11	Rx2-	Pixel Data	3)
12	Rx2+		
13	VSS	GND (0V)	2)
14	CLK-	Pixel Clock	3)
15	CLK+		
16	VSS	GND (0V)	2)
17	Rx3-	Pixel Data	3)
18	Rx3+		
19	VSS	GND (0V)	2)
20	CTL	Low:A line trace ON , High:A line trace OFF	4)

Notes

BLOCK DIAGRAM OF INTERFACE

LVDS Transmitter

LVDS Receiver


LVDS INTERFACE

Notes 1) RSVD(reserved) pins on the transmitter shall be "H" or "L".

Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	8-3/5
------------------------	------	-------------	--------------	--------------------	------	-------

CORRESPONDENCE BETWEEN INPUT DATA AND DISPLAY IMAGE

RELATIONSHIP BETWEEN DISPLAY COLORS AND INPUT SIGNALS




6. INTERFACE TIMING

6.1 TIMING CHART


Notes

6.2 INTERFACE TIMING SPECIFICATIONS




7. DIMENSIONAL OUTLINE

(1) FRONT VIEW



NOTE 1) Dimensions in parentheses are reference value.
 2) Tolerance not specified is ±0.8mm.
 3) Measure the values with 9.8×10⁴Pa(1.0kgf/cm²).

(2)BACK VIEW



NOTE 4) Apply the screw depth is 6.0mm Max.
NOTE 5) Apply the screw depth is 4.0mm Max.

6.3 TIMING BETWEEN INTERFACE SIGNALS AND POWER SUPPLY

